
CLOCK A CABLE DRIVER
CLOCK B CABLE DRIVER
COMMAND A CABLE DRIVER
COMMAND B CABLE DRIVER
U58
U59
10130
VCC1
VCC2
VEE
CLK_P_IN
CLK_N_IN
CMD_P_IN
CMD_N_IN
CLK_AN_OUT
CLK_AP_OUT
CLK_BN_OUT
CLK_BP_OUT
CMD_AN_OUT
CMD_AP_OUT
CMD_BN_OUT
CMD_BP_OUT
Q2N5109
ZVN4206A
BAV99WT1
L5
L0
THE 10130 D-LATCH CHIPS FREEZE THE CLOCK AND COMMAND DRIVERS IN A LOW STATE WHEN THE RESET_A OR RESET_B LINES ARE HIGH. THIS PREVENTS THE SIGNALS FROM TOGGLING WHILE THE ATOM CHIPS ARE BEING POWERED UP OR WHEN THE CHANNEL IS NOT SELECTED FOR USE.
THE ENABLE A AND B LINES REDUCE THE DRIVE CURRENT WHEN DRIVERS ARE NOT IN USE. THE ENABLE LINES ARE USED WITH THE SELECT LINES TO PRESENT A FIXED LOGIC LOW SIGNAL TO THE ATOM CHIP INPUTS WHEN THE CHANNEL IS NOT SELECTED AND WHEN THE ATOM CHIPS ARE POWERED UP. FOR D5 LEVELS BELOW 3V, THE DRIVER OUTPUTS ARE IN AN UNDEFINED LOW CURRENT STATE.
THE DRIVERS ARE DESIGNED TO DELIVER 500 mVp-p AT THE ATOM CHIP INPUTS.
RESET_A
RESET_B
ENABLE_HIGH_CURRENT_A
ENABLE_HIGH_CURRENT_B
TITLEBLK_B
SCIPP
SANTA CRUZ, CA 95064
408-459-2694
PAGE SIZE: B
BABAR HDI Link Card
Clk/Cmd Cable Drivers
SLAC DRAWING NO. SD350-700-15-C03
REVISION: 3
6/10/98
FILENAME: Cab_Drv3.sch
PAGE 1 OF 1