	Document #	Date Effective	
CHAST	LAT-DS-00011-08	8rd Draft – 2/28/01	
OLIVIA STATE	Author(s)	Supersedes	
	H. Sadrozinski		
	T. Ohsugi		
GLAST LAT PROCUREMENT SPECIFICATION	Subsystem/Office		
	Tracker		
Document Title			
GLAST LAT Silicon Detector Specification			

Gamma-ray Large Area Space Telescope

(GLAST)

Large Area Telescope (LAT)

Silicon Detector Specification

CHANGE HISTORY LOG

Effective Date	Description of Changes
	Effective Date

1. PURPOSE

These Specifications will serve as the basis for the procurement of the GLAST LAT silicon strip detectors.

<u>2.</u> <u>SCOPE</u>

The specifications describe the layout, electrical and mechanical performance of the silicon strip detectors (SSD) for GLAST LAT and the tests required by the vendor.

3. DEFINITIONS

3.1 Acronyms

GLAST	Gamma-ray Large Area Space Telescope
LAT	Large Area Telescope
SSD	Silicon Strip Detector
TBR	To Be Resolved

3.2 Definitions

AC Coupling	The Al metal electrode is covering almost the whole length of the p+ implant,
	separated from it by a dielectric material
AC Pad	Pad to access the Al metal electrode on the strips
Active Area	Area of the Volume from which charge is collected on the strips in <<1us
Buyer	Institution procuring GLAST LAT SSD
С	Capacitance
Contract	Purchase agreement to procure GLAST LAT SSD's
Coupling Capa	
Customer	Institution involved in the procurement and testing of GLAST LAT SSD's
C-V	Measurement of body capacitance (C) as a function of voltage (V)
DC coupling	Al metal electrode and implant in ohmic contact.
DC Pad	Pad to access the strip implant
Bias Resistor	Resistor connecting every implant to the bias ring
Bias Ring	Implant surrounding the active area, connects to bias resistors
Fiducial	Physical mark in the Al metal layers for alignment and metrology
Guard Ring	Implant ring outside the bias ring without bias connection ("floating")
I-V	Measurement of leakage current (I) as a function of voltage (V)
N-sub	Substrate contact on the detector front
Pad	Area of the Al metal layer accessible through the passivation
	The pad area is defined as the bondable area.
Pitch	Distance between strip centers
Passivation	Topmost layer covering of inert translucent material
Seller	SSD Manufacturer, Vendor
Sensor	Silicon Strip Detector (SSD)
um	Micro meter (10^{-6} meter)
us	Micro second (10 ⁻⁶ second)
V	Voltage, Volt

<u>4.</u> <u>REFERENCES</u> GLAST LAT AO Response Strip Technology

P. Michelson et al, Nov 1999. T. Ohsugi et al., NIM A, 383 (1996) 167. DS-00011-08

BTEM prototype detectorsP. Allport et al, SLAC-Pub-8471, June 2000.Flow-down of GLAST LAT SSD Spec'sH. Sadrozinski, SCIPP 00/33.LAT SSD Q/A ProvisionsLAT-DS-00082-01SSD DrawingsLAT-DS-00026-01Test Structure DrawingLAT-DS-00027-01

5. REQUIREMENTS

a. Wafer

i.	Doping	n-type
ii.	Surface orientation:	(1 0 0)
iii.	Wafer size:	6-inch
iv.	Bulk resistivity:	>4 K? -cm
v.	Thickness:	400+20, -5 um
vi.	Bowing	<100um

b. Type of the sensor

i.	Coupling	AC
ii.	Biasing	Polycrystalline-silicon
iii.	Read-out	Single-sided
iv.	Read-out Implants	p+
v.	Surface covering (except for pads)	Passivation glass

c. Sensor Size (nominal)

i.	Outer size	8.95 cm x 8.95 cm
ii.	Dicing Tolerance	+- 20 um see LAT-DS-00026-01
iii.	Roughness of cut edge	< 10 um
iv.	Number of strips	384
v.	Strip pitch	228 um
vi.	Strip width (implant)	56 um
vii.	Width of strip Al electrode	64 um
viii.	Active area	87,552 um x 87,552 um
vii.	Uniformity of thickness	< 5 um

d. Pads (sizes denote bondable area)

i.	Position of bonding & probing pads	see Table 5.1 &
		LAT-DS-00026-01
ii.	Bias ring double row :	width 100 um x length 200 um

DS-00011-0	08 GLAST LAT Silicon Detecto	r Specification	Page 5 of 1
iii.	DC pad on strip at connection of bias resistor	120um x 100um	
iv.	AC pads double row on both ends of the strip	100 um x 200 um	
v.	N-sub contact	see LAT-DS-000	26-01
e. Bon	d and Pull strength after automated ultra-sou	nd wire bonding with 25um	n Al wire
i.	Pull strength on wire	>5grams, 7grams	typ.
ii.	No lift-off of pads		
iii.	Increase of # of bad channels due to wire bonding	ng < 0.1%	
f. Proce	ssing Details		
i.	Mask dimension error	< 0.5 um	
ii.	Mask placement error in any direction:	< 1.0 um	
iii.	Bias ring implan	nt ring DC coupled to an Al e	electrode.
iv.	Guard ring:	similar to the bias r	ing
V.	Resistance of Al electrode on strips:	< 50 ?	
vi.	Dielectric of coupling capacitor	combination of SiC	$\mathbf{D}_2 + \mathbf{Si}_3\mathbf{N}_4$
vii.	Coupling capacitance:	>500 pF	
viii.	Break down voltage of capacitor:	>100V	
ix.	Bias resistance of poly-Si resistor:	>20 M? ?< 80M?	2
X.	Resistance variation within a detector	<+- 10M? ?	
xi.	On the resistor side of the strips, the implants ex	tend to 25-40 micron of the	bias ring.
g. Fiduci	al marks 3 types, see see Table 5.1 & LAT-DS	5-00026-01	
i.	Eye guiding mark:	see LAT-DS-00026-01	
	Big box with "GLAST 2000 "Manufacturer"" for	ollowed by ID #, includes Ma	ark C.
ii.	The sensor ID is scratched on a binary scratch p	ad inside the Eye guiding bo	Х.
h. Electr	ic properties (at 25°C, humidity <50%)		
i.	Full depletion voltage (measured by C-V):	<150V	
ii.	Leakage current per sensor at 150V, guard ring	floating	
	Maximum:	< 800nA	
	Averaged over every 100 detectors:	< 240nA	
iii.	Onset voltage of micro-discharge:	> 200V	
iv.	Total leakage current per sensor at 175V:	< 1,000nA	
v.	Interstrip strip capacitance	< 1.5pF/cm	

vi. Interstrip isolation (@150V)

>1G?

i. Strip yield

- i. Bad channel rate (averaged over every 100 sensors): < 0.2%
- ii. Maximum number of bad channels/sensor: <3 channels (0.8 %)

(Note: Included in the bad channel count are:

short circuit of coupling capacitor

- short circuit of strip implant or Al electrode to other strips or bias ring
- open circuit of readout electrode

bad connection of bias resistor)

j. Implementation of test detectors and structures

The following test detectors have to be implemented at the side of each full-size detector and supplied to GLAST LAT on a single cut-off.

Positioning is shown in LAT-DS-00027-01.

- i. One narrow small ("Skinny") test detector (~5mm x 8.95cm) having all features of the full-size detectors, but only 8 strips, including fiducials etc. They are positioned next to the full size detector.
- ii. One small ("Baby") test detector (~1.6cm x 3.5cm) having all features of the full-size detectors, including fiducials etc, but only 32 strips.
- iii. One planar diode ~ 0.5cm x 0.5cm
- iv. One gated diode ~ 0.5 cm x 0.5cm
- v. One MOS capacitor ~ 0.5cm x 0.5cm
- vi. A bonding test area (\sim 3.5 cm x 4mm) with 128 pairs of bonding pads.

k. Information to be supplied for each sensor by vendor

- i. Processing date start and end, batch number of wafer vendor, batch number, boule QC.
- ii. ID # scratched in the area provided on the full size detector
- iii. ID # scratched in the area provided on the narrow small test detector
- iv. The total detector leakage current vs. bias voltage (I-V) (in 5 volt steps up to 200V at 20 - 25°C, humidity <50%) and the measurement temperature.
- v. A list of bad channels with their defects indicated

(Coupling capacitors tested up to 100V).

- vi. The resistance of one full-size bias resistor from the narrow full length test structure ("skinny")
- vii. The body capacitance vs. bias voltage (C-V)

(in 5 volt steps up to 200V at a frequency of 1kHz).

l. Radiation hardness

The radiation hardness will be verified by GLAST LAT on the small test detectors. Those samples will be exposed to gamma-rays from a 60 Co radiation source up to 100 Gy in biased condition. The irradiated sample detector shall satisfy the following requirements (@150V, 25°C, humidity <50%):

> 1G?

i.	Total leakage current	< 120nA/cm ²
ii.	Total strip capacitance	< 1.6pF/cm

iii. Interstrip isolation

Table 5.1

GLAST2000 Location of Pad & Fiducials (for reference only, see LAT-DS-00026-01)

(Ctr of Pad or Mark on left side only, dimensions in micron, size denotes bondable area)

X is normal to strips, y along strips (0,0) is in the center of the detector Resistor end is at negative y.

		Non-Resistor End		Resistor End	
	Size (x*y)	Х	У	Х	у
		Pads			
First Bond	100x200	-43662	43615	-43662	-42940
First Probe	100x200	-43662	43315	-43662	-42640
DC	120x100	n.a.	n.a.	-43662	-43240
Bias 1	100x200	-43890	43615	-43890	-42940
Bias 2	100x200	-43890	43315	-43890	-42640
		Fiducials	6		
Bond	"A"	-44550	43615	-44550	-42940
Probe	"A"	-44550	43315	-44550	-42640
Alignment	"В"	-44550	44450	-44550	-44450
Metrology	"С"	-44550	39750	-44550	-39750
Eye guiding mark	400 x 9900				

Pads are bondable area

Detector edge x = +-44750 or y = +-44750

N-sub (Substrate contact) : 88000×200 with center at (0,- 44500) and at (0,+ 44500) Metal cover plate within 150micron outside of outer edge guard ring, metal overhangs n-sub by 20um. Bias ring contact along the entire detector width at the resistor side.

6. VERIFICATION STRATEGY

The verification strategy will test, inspect, or demonstrate all requirements of section 5 to ensure that the SSD meet their specified requirement. The matrix below indicates the methods of verification employed to verify the SSD technical performance.

Table 6-1. Requirements Verification Matrix

Summary of Requirements and Validation

Note: Verification Methods are

- PC Process Control
- DC Design Control
- MAI Manuf/ass'y Inspection

MPMI Manuf/ass'y Prototype Mask Inspection

- DI Delivery Inspection
- ST Sample Test

Req't #	Requirement	Parameter	Validation	Verification
5.a.i	Doping	n-type	Prototype 99/00	PC
5.a.ii	Surface orientation	(100)	Prototype 99/00	PC
5.a.iii	Wafer Size	6"	Prototype 00	PC
5.a.iv	Bulk resistivity	>4 K? -cm	Prototype 00	MAI
5.a.v	Thickness	400 ? m	Prototype 00	MAI
5.a.vi	Uniformity of thickness	<5 ? m	Prototype 00	MAI
5.b.i	Coupling	AC	Prototype 99/00	DC
5.b.ii	Biasing	Polycrystalling- silicon	Prototype 99/00	DC
5.b.iii	Read-out	Single-sided	Prototype 99/00	DC
5.b.iv	Read-out Implants	P+	Prototype 00	PC
5.b.v	Sufacee covering (except for pads	Passivation glass	Prototype 00	PC
5.c.i	Outer Size	8.95x8.95 cm	Prototype 00	MAI, DI
5.c.ii	Dicing Tolerance	+-20 ?m	Prototype 00	MAI, DI
5.c.ii	Uniformity of saw cut	< 5 ? m	Prototype 99/00	MAI
5.c.iv	Number of strips	384	Prototype 00	MPMI
5.c.v	Strip Pitch	228 ? m	Prototype 00	MPMI
5.c.vi	Strip Width (implant)	56 ?m	Prototype 00	MAI
5.c.vii	Width of AL Electrode	64 ? m	Prototype 00	MAI
5.c.viii	Active Area	87,552 ?mx 87,552 ?m	Prototype 00	MAI
5.d.i	Position of bonding and probing pads	See Table 5.1	Prototype 00	MPMI
5.d.ii	Bias ring double row	Width 120 ?m x length 200 ?m	Prototype 00	MPMI
5.d.iii	DC pad on strip at connection of bias resistor	100 ?m x 100 ?m	Prototype 00	MPMI
5.d.iv	AC pad double row on both ends of the strip	100 ? m x 200 ? m	Prototype 00	MPMI

DS-00011	-08
----------	-----

GLAST LAT Silicon Detector Specification

5.d.v	N-sub contact	See LAT DW- 00026-01	Prototype 00	MPMI
5.d.vi	Pull strength on pads	>5 grams	Prototype 00	MAI, ST
5.e.i	Mask dimension error	<0.5 ? m	Prototype 00	MPMI
5.e.ii	Mask placement error	<1.0 ? m	Prototype 00	MPMI
5.e.iii	Bias Ring	Implant reing DC coupled to Al electrode	Prototype 00	DC
5.e.iv	Guard ring	Similar to the bias ring	Prototype 00	DC
5.e.v	Resistance of AL electrode on strips	<50 ?	Prototype 00	MAI, ST
5.e.vi	Dielectric of coupling capacitor	$\begin{array}{c} Combination \ of \\ SiO_2 + Si_3N_4 \end{array}$	Prototype 00	DC
5.e.vii	Coupling capacitance	>500pF	Prototype 00	MAI, ST
5.e.viii	Break down voltage of capacitor	>100 V	Prototype 00	MAI, ST
5.e.ix	Bias resistance of poly-Si resistor	> 20 M? ,< 80 M?	Prototype 00	MAI, ST
5.e.x	Resistance variation with in a detector	<+- 10 M?	Prototype 00	MAI, ST
5.e.xi	On the resistor side of the strips, the implants extend to	<50 ?m	Prototype 00	MPMI
5.f.i	Fiducial Marks	Symmetrical at each corner on the insensitive area	Prototype 00	MPMI
	Fiducial marks position & size	See table 5.1 & LAT-DS- 00026-01	Prototype 00	MPMI
	Fiducial marks placement accuracy	<2 ?m	Prototype 00	MPMI
5.f.ii	Alignment marks	4 type B close to each corner with one leg running off the edge to alighn with next detector	Prototype 00	MPMI
5.f.iii	Bonding marks	4 Type A - placed in line with bonding pads (outer pads) on both sides of	Prototype 00	MPMI

5.f.iv	Eye guiding mark	See LAT-DS- 00026-01 Big	Prototype 00	MPMI
		box with		
		"GLAST 2000		
		"Manufacture""		
		followed by ID		
		#, Includes		
- 0		Mark C	D	
5.f.v	4 Motrology makrds	Type C - One	Prototype 00	MPMI
		inside eye		
		guiding mark		
		and 3 inside		
		squire box		
		symmetrically		
		to it		
5.f.vi	Sensor ID	Scratched on	Prototype 00	MPMI, MAI
		binary scratch		
		pad inside the		
		Eye guiding		
		box.		
5.f.vii	Strip number	Printed close to	Prototype 00	MPMI
		every strip		
		outside of the		
		guard ring on		
		both sides (see		
		figure 5.a)		
5.g	Electric properties	At 25 deg. C,	Prototype 00	Test Parameters
-		humidity <50%		
5.g.i	Full depletion voltage	<150V	Prototype 00	MAI, ST
U	1 0	measured by C-	21	,
		V		
5.g.ii	Maximum Leakage	<800nA	Prototype 00	MAI, DI
U	current per sensor	measured at	51	,
	· · · · · · · · · · · · · · · · · · ·	150 V with		
		guard ring		
		floating		
	Leakage current per	<240nA	Prototype 00	MAI, DI
	sensor averaged over	measured at	110000 pt 00	
	100 detectors	150 V with		
		guard ring		
		floating		
5.g.iii	Onset voltage of	>200V	Prototype 00	MAI
- · <u>O</u> ····	micro-discharge		P	
5.g.iv	Total Leakage current	<1,000nA @	Prototype 00	MAI
	i our Louxage current		1 low pe ou	1417 21
	ner sensor	200V		
5.g.v	per sensor Lnterstrip strip	200V <1.5 pF/cm	Prototype 00	MAI, ST

DS-00011-08

GLAST LAT Silicon Detector Specification

Page 11 of 12

5.g.vi	Interstrip isolation	>1G? @150V	Prototype 00	MAI, ST
5.h.i	Bad channel rate	<0.2% (ave over every 100 sensors)	Prototype 00	MAI, ST
5.h.ii	Maximum number of bad channels/sensor	<pre> <3 channels (0.8%)</pre>	Prototype 00	MAI, ST
5.i.	Test Detectors implementation	Implemented at the side of each full-size detector (see LAT-DS- 00027-01	Prototype 00	MPMI
	Test Detector Delivery	Supplied to GLAST LAT on a single cut- off	Prototype 00	DI
5.i.i	One small test("Baby")	(~1.6 cm x 3.5 cm)all feachtrues of full-size detector, including fiducials etc, but only 64 strips.	Prototype	MPMI
5.i.ii	One planar diode	~0.5 cm x 0.5 cm	Prototype 00	MPMI
5.i.iii	One gated Diode	~0.5 cm x 0.5 cm	Prototype 00	MPMI
5.i.iv	One MOS capacitor	~0.5 cm x 0.5 cm	Prototype 00	MPMI
5.i.v	A bonding test area	~3.5 cm x 4mm with 128 pairs of bonding pads	Prototype 00	MPMI
5.j	Information to be supplied for each sensor by vendor			
5.j.i	Full side Detector ID #	Scratch in the area provided on the detector	Prototype 00	MPMI, MAI, DI
5.j.ii	Narrow small test detector ID#	Scratched in the area provided on the detector	Prototype 00	MPMI, MAI, DI
5.j.iii	Total leakage current measurement	Total Detector leakage current vs. bias voltage	Prototype 00	MAI

DS-00011	I-08 GLA	GLAST LAT Silicon Detector Specification			Page 12 of 12
		(I-V) in 5V steps up to 200V @, humidity <50%			
5.j.iv	Bad channel list	List of bad channels with indicated defects (coupling capacitors tested up to 100V	Prototype 00	MAI	
5.j.v	Resistance Measurement	Resistance of one full-size bias resistor	Propotype	MAI, ST	
5.j.vi	Body capacitance measurement	Body capacitance vs. bias voltage (C- V)	Prototype	MAI, ST	
5.k.i	Total Leakage current at 100Gy	<120 nA/cm ²	Prototype 00	MAI, ST	
5.k.ii	Total strip capacitance at 100Gy	<1.6pF/cm	Prototype 00	MAI, ST	
5.k.iii	Interstrip isolation at 100Gy	>1G Ohm	Prototype 00	MAI, ST	

7. QUALITY ASSURANCE PROVISIONS

Quality Assurance (Q/A) and details of testing, delivery, shipping, handling etc are covered in LAT-DS-00082.