## **GLAST Tracker Issues**

Task ID	1	Project ID	1			
TaskDeso	cription	Fix overall Instr	ument dime	nsions and fix Tracke	er SSD size.	
Lead		Martin Nordby				
Issue I	D	Issue Descri	iption		Resolution	Action ID
1	0 Is there	e enough room arou	nd the sides	for the ACD?		0
1	1 How w breakd	ide an interstrip gap own?	can be tole	rated with regard to		0
1	2 Is the t	racker power reserv	e sufficient	?		0
1	13 Impact on the PSF and science.					0
1	4 Width of traces on the fanout circuit and wire bonding issues.				0	
1	5 Numbe require	er of channels in the ements.	Fast-OR an	d occupancy		0
1	6 Capaci	tance vs strip pitch a	and width an	nd noise implications.		0
Task ID	4	Project ID	2			
TaskDesc	cription	Finalize the dete	ctor mask d	esign.		
Lead		Takashi Ohsugi				
Issue I	D	Issue Descri	iption		Resolution	Action ID
	6 Larger	DC pads for probin	g implants?			0

## 7 Two AC pads per strip, one for probing and one for bonding?

Task ID	9	Project ID	3				
TaskDesci	ription	ption Test methods for applying adhesive to the detector edge. Choose the best.					
Lead		Eduardo					
Issue ID		Issue Descr	iption		Resolution	Action ID	
21	Edge di	ipping vs automated	l syringing			0	
22	Prevent	tion of drips on the	underside of la	adders.		0	
23	Optima strength	l gluing technique t 1, wetting.	o hold constan	nt gap, bond		0	
24	Spraying vs damming vs dipping.					0	
25	Hard ep	ooxy vs soft silicone	2			0	
26	Could e conduc	encapsulation be eli tive particulates.	minated? Con	icern about		0	
27	Need te	est pieces for this de	evelopment wo	ork.		0	
28	How ca kapton	n we encapsulate th fanout?	ne wire bonds f	from detector to		0	
113	How m should	any, and what type be purchased now?	of mechanical	sample SSDs		0	
115	Does ec detector	dge gluing result in rs. Is this an impor	too many shor tant issue for o	rts between our system?		0	

Task ID16Project ID4

 TaskDescription
 Perfect the method for establishing and controlling the space between detectors and bias circuit.

Lead

Issue ID		Issue Descr	iption	Resolution	Action ID
2	Why is The glu	the planarity of the ing procedure need	e BTEM silicon planes so poor ls more study.	?	0
5	Bond the interview of the Bond	nickness for attachn creased to 4 mils?	nent of silicon to Kapton. She	ould	0
17	Is silve	r-loaded epoxy con	npatible with aluminum on SS	SD?	0
18	Does ep	poxy creep under sl		0	
19	Can can	0			
20	Can on		0		
56	How sh	ng?	0		
58	Improv	e protection of the	tray corners.		0
116	How m tracker and one	ded	0		
Task ID	13	Project ID	5		
TaskDescr	iption	Prototype and to	est the new corner scheme for	the detector-electronics interconnect	
Lead		Gwelen Paliaga			
Issue ID		Issue Descr	iption	Resolution	Action ID
1	Should modifie	the dimensions of ed with respect to th	the hybrid corner piece be ne current drawings?		0
Tuesday, M	ay 02, 20	00			Page 3 of 11

29	Bonding pad size for the kapton strips should be larger to facilitate wire bonding. If the pitch is large, perhaps the traces can be fanned in.		0
30	Cleaning and preparation of the metal traces prior to wire bonding.		0
31	Gold body vs plating for the traces (the latter will require trimming of traces)		0
52	Standoffs for the kapton readout cables?		0
57	How will the hybrid be aligned to the closeout, especially to ensure a uniform height for the wire bonding.		0
59	Use the connector to program the GTRC address. This will require a 37-pin connector.		0
60	Kapton cables and connectors must move away from the corner.		0
61	Hard encapsulant vs compliant.		0
62	Leave adequate clearance around screw holes.		0
63	Align with pin holes or off of edge?		0
65	Adhesive needs to be removable.		0
66	Take back the 10 mil in space given up at one time with respect to the BTEM design?	YES	0
67	How many screws are needed for the hybrid now?		0
68	A means is needed to facilitate handling of the board once all the parts are on.		0
69	How will the board be clamped down during work?		0

70	Allow room for cover dismounting with risking damage to the components.	0
71	A solder mask MUST be used this time, leaving open solder points and wire bonding points. Be careful to leave open space for wire bonding sufficiently far from the chips.	0
72	Widen traces, where practical, to 8 mils.	0
73	Keep the bonding pattern identical for each chip, as much as possible.	0
74	Layout address pads such that the bond pattern is the same for each chip. This means that the traces and vias must address the chip.	0
75	Increase clearances in areas that had problems with bridging	0
76	Pattern AVDD2 and GND plane such that current flows through a neck to a single ladder.	0
77	Make a small test piece together with the hybrid, for practice bonding and bond testing.	0
78	Replace the inductor/resistor combination with a filter chip.	0
79	Maximize the trace widths at wire bond locations.	0
80	Follow NASA (JPL) guidelines and rules for board layout and coupon production.	0
107	How well will double-sided or transfer tape hold up in the space environment?	0
108	How much pressure is needed to bond the hybrid to the closeout with tape, and can the closeout take the force?	0

109	Can a commercial company fabricate the right-angle interconnect, rather than us doing it in house?	0
110	Should the right-angle interconnect have a lip sticking out over the tray, up close to the detectors, to give more room for gluing on the Kapton piece?	0
111	Be sure that everybody and all drawings are in agreement that we are NOT removing 10 mils of clearance between hybrid and closeout with respect to the BTEM design.	0
64	What thermal conductivity is needed?	13
Task ID	22 Project ID 6	

TaskDescription	Detailed CAD layout of the Kapton bias circuit
•	

## Lead

Issue ID	Issue Description	Resolution	Action ID
4	Keep in mind the need for uniform support of the detectors on glass beads, given that the traces then to be higher than the remainder of the circuit.		0
32	Break the ground plane into 4 separate circuits, one for each ladder, as was already done for the detector bias.		0
33	At least 2 bonding locations for each ground circuit and each bias circuit.		0
34	Need better alignment method for installation onto the tray (trimming with razor blade will not be acceptable with carbon trays).		0
35	Keep the grounding trace on the ladder far end from going off the edge of the tray (this was a problem in the BTEM).		0

## 36 NASA (JPL) guidelines and requirements for printed flex circuits.

Task ID	27	Project ID	7				
TaskDescr	ription	Detailed layout of	of each of the 4	flex cables.			
Lead							
Issue ID		Issue Descri	ption			Resolution	Action ID
37	Need 37 GTRC a	7 pin connectors on address.	each hybrid, to	program the			0
38	Must w cable?	e use Micro-D conn	ectors on the I	DAQ end of the			0
39	Can a v do we r	vendor be found to oneed to splice with a	lo the full leng connector?	th in one go, or			0
40	Do curr	Do current densities satisfy NASA requirements?					0
41	Current Require	Current baseline needs 9 layers serviced by each cable. Requires 2 more pins for the Fast-OR.					0
42	Reduce 2 return	from 2 temperature as can be combined.	probes to 1?	If not, at least the			0
43	Is a diff	ferential reset signal	really needed?				0
44	Add file	tering just below the	e first tracker la	iyer.			0
45	Jumper the first ground	the analog and digi t tracker layer and p there to the shield.	tal grounds tog rovide a means	gether just below s for tying off the			0
46	Need ac past the	dditional shield arou e calorimeter.	and the part of	the cable that runs	S		0

Tuesday, May 02, 2000

Task ID	28	Project ID	8			
TaskDescr	iption	Design, prototyp	e, test o	arbon-tray structure		
Lead		Hytec				
Issue ID		Issue Descri	ption		Resolution	Action ID
47	Move k	apton cables away f	from th	e corners.		0
48	Keep to possible	0				
49	Add top	b/bottom, left/right i	ndicato	rs to the closeout.		0
50	50 Do we really need 5 closeout variations (top, bottom, superglast, normal, no lead)?					0
51	Minimize need for tight tolerances.					0
53	3 Make sure that the kapton readout cables are adequately supported.					0
54	Stagger the tapped hole pattern in the bottom closeout to avoid crossing screw holes.					0
55	Mold ri	dges in the face she	et for p	acement of converters?		0
104	What u	nits should be used	for dir	nensioning drawings?		0
Task ID	18	Project ID	9			
TaskDescr	iption	Design and fabri	cate the	front-end and digital block test chip.		
Lead		Vallon Chen				
Issue ID		Issue Descri	ption		Resolution	Action ID
103	Is the m a risk?	odified, differentia	l calibra	tion system too much of		
Tuesday, M	ay 02, 20	00				Page 8 of 11

81	Is 1.3us the appropriate shaping time?	0
82	Should the analog power be brought in from the sides, or jumpered over the top with wire bonds?	0
83	Increase the size of the bonding pads	0
84	Output the FIFO read and write pointers.	0
85	Is a 4-deep FIFO enough?	0
86	Should the back of the chip be gold coated, to get better ground plane contact?	0
87	Differential hard reset signal?	0
88	Change the address for turning on the Fast-OR input bias to be appropriate for the new hybrid layout.	0
89	Add a start bit to the output of the configuration register.	0
105	How can we verify T-Spice without having Hspice to compare with?	0
106	How do we deal with programmable cells in converting from Cadence to Tanner layout?	0
114	What is the cross talk between adjacent channels, and how far is it from threshold?	0
3	Is the Tanner layout editor up to the task of designing the GTFE64 chip?	3

Task ID	<b>Project ID</b> 10		
TaskDescr	ption Write new specifications for the GTRC chip		
Lead	Robert Johnson		
Issue ID	Issue Description	Resolution	Action ID
90	Self bias the data inputs to logic zero.		0
91	Make sure that data can still be sent out with the Fast-OR stuck high.		0
92	Remove the TOT logic?		0
93	Add a bit to the configuration register to disable the Fast-OR input?		0
94	Remove the clock-on command and add a bit to the configuration register to keep the clock on all the time.		0
95	Disable the Fast-OR output during the clock-on transient. What implication does this have for dead time?		0
96	Process the buffer info from front-end chips and record errors.		0
97	Receive a data word with the read event command and report it back in the event trailer or header to verify the GTRC buffer control.		0
98	Differential input for the hard reset?		0
99	Use a command to initiate the token?		0
100	Increase the size of the bonding pads.		0
101	Use an SEU safe configuration register.		0

Tuesday, May 02, 2000

102	Review size of the buffer (64)	0
112	Should the GTRC be designed to issue to read from GTFE64 chips automatically?	0