Detector Modules

1. List of Modules
2. Front-End-Readout Chips

Detector Modules

The following list provides a brief description of the test modules that have been build so far.

Front-End-Readout Chips

The Frontend readout is divided into a analog/comparator part and the digitial part for storing the hit information and comunicate to the dsp daq. Most of the detector modules were build using the CAFE and LBIC analog chips, the CDP128, which is a digital pipeline and the HAC chip for the communication to the DSP-DAQ.

Analog/Comparator Chips:

CAFE (AT&T)

The CAFE chip is developed at LBNL. It should be used for the ATLAS SVT.

LBIC

The LBIC is an bipolar 64 channel analog chip which was developed at UCSC.

CDP128 + HAC

The CDP128 is a 128 channel 64 cell deep digital pipeline. For every clock cycle (typically 40MHz) the binary out put of the amplifier is stored in the pipeline. It also contains the control logic to communicate with the daq. The HAC chip is an interface between the CDP128 (1 or many) and the DSP-daq.

DDR2

The DDR2 is a sparse readout developed at Oxford. Unlike the CDP128 only the addresses of the channels that were hitted are stored and send to the daq. The DDR2 do not uses the HAC because it already contains it functionality.