{SCT home} {SCTnews} {InnerDetector} {ATLAS} {ATLAS groups}

		SCT Electronics

Organization:

Specifications:

• ABCD3T Specification [.ps]      [.pdf]
• ABCD3T Test Specification [.pdf]
• BPM (Links Biphase Mark Encoder Chip) [.ps]      [.pdf]
• DORIC (Links Front End Clock & L1 Distribution Chip) [.ps]      [.pdf]
• DORIC update to version 4A with respect to version 4 [.ps]      [.pdf]
• DRX (Links PIN Diode Amp/Discriminator Chip) [.ps]      [.pdf]
• VDC   (Links VCSEL Driver Chip) [.ps]      [.pdf]
• Power Supplies and Distribution Requirements Document
• Power Supply Specifications:
    Low Voltage Supply [.pdf]
    High Voltage Supply [.pdf]
    Crate and Backplane [.pdf]
    Interlock Module [.pdf]
    Crate Controller [.pdf]
    Crate Power Supply [.pdf]
  
• Off-Detector Electronics Requirements Documement [.txt]
• DCS Requirements Document   [.ps]
• SCT L1 Trigger Latency Budget Specification [.ps]     [.pdf]

Related Documents:

• Proposed Protocols for SCT (17-Nov-1994) [.ps]      [.pdf]
• Original CAFE Description (26-May-1995) [.ps]      [.pdf]
• CAFE-P Specification [.ps]     [.pdf]
• ABC Specification [.ps]      [.pdf]
• MONROC - Monitor Read-Out and Control [.pdf]
• AROW. [.ps]
• Redundancy Scheme (Note by R Nickerson). [ps]
• Deadtime Calculations.(Note by A.Wiedberg) [ps]
• SCT L1 Trigger Latency Overview [.ps]      [.pdf]
• John Lane's WEB page on Latency     
• ATLAS SCT/Pixel Grounding Shielding Note [.ps]      [.pdf]
• Grounding & Patch Panel System Schematic [.pdf]

Related Web Sites:

ABCD QA X-Ray Testing

LBNL   Liverpool   Oxford   QMW    RAL   UCSC